Germany Job Openings

NXP Semiconductors

Principal SoC DFT Design Engineer (f/m/d)

Hamburg

FULL TIME

September 2, 2024

Ready to join the future of IC So C design and innovation in DFT?

This opening is within the Microprocessor and Microcontroller Engineering (MME) organization, a central design organization within NXP, developing products for multiple business lines in Automotive, Internet of Things (Io T), Networking, and Radio Frequency products, with expertise in hardware engineering, including architecture, IP, and full So C Design.

We are seeking a principal DFT Design Engineer to join our team in Hamburg, Germany. The Hamburg So C integration team develops complete “System on Chip” products in the domain of Radar applications and Radio Infotainment products.

International relocation possibilities are available for qualified candidates.

Your Responsibilities:

Collaborate in defining the Design for Testability (DFT) features and architecture for sophisticated System on Chip (So C) designs ( RADAR, Infotainment products)
Handling RTL Design for DFT related changes in both Subsystem level & Top level Designs.
Develop DFT logic and circuits, encompassing Serial Access Non-Destructive Testing (SCAN), Boundary SCAN, Memory Built-In Self-Test (MBIST), L-BIST and Analog Macro test logic and post-silicon support.
Analyze Scan DRC reports and fixing DRC errors.
Analyze ATPG reports on coverage and devise mechanism to improve coverage & generating patterns for ATE.
Drive Power Aware RTL/GLS simulation bring-up and setting up regression suite for both Non-ATPG & ATPG needs.
Create and manage DFT-related timing constraints, assisting backend engineers in achieving timing closure.
Oversee the generation of DFT test patterns, as well as their simulation and debugging processes.
Bring up Patterns on Wafer probe and on Final Test by working closely with Product & Test teams.

Our team
As part of the Microprocessor and Microcontroller R&D team in our company, the product development of a large significant portion of NXP roadmap comes out of this organization and, consequently, there is remarkable visibility to the Corporate NXP Management team.
The candidate would be integrated in a team based in Hamburg, Germany and with day-to-day interactions with other design teams based locally or abroad. Our team has a track record of more than 20 years of successful product designs and innovation.

Your profile
To be successful in this role you must have:

Strong understanding of DFT methodologies, including Scan/Automatic Test Pattern Generation (ATPG), MBIST, L-BIST and Boundary Scan.
Familiarity with DFT architectures such as JTAG, Scan compression techniques, scan chain insertion, built-in self-testing and verification, as well as analog testing strategies.
Proficient understanding of digital So C design principles, including Static Timing Analysis (STA) and verification,
Mastery of hardware description languages, particularly Verilog, and Register Transfer Level (RTL) coding.
Demonstrated commitment to meeting project schedules and maintaining high-quality work standards, with a strong team-oriented approach.
Creative problem-solving skills, logic analysis skills, ability to logically break complex problems down to manageable components.
Fluency in English language.

Key Soft Skills

Good communicator and collaborator, able to see things from the other person's point of view.
Willing to take up new challenges in the project and a good team player.
Can demonstrate emotional intelligence and ability to work well as a part of local and international teams.

Education & seniority

M.Sc. Degree in Electrical Engineering or Computer Science
Minimum of 5+ years of experience in DFT design and verification, with a focus on test pattern development.

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

More information about NXP in Germany...

New Job Alerts

Pwc Germany

Rechtsreferendar Legal (w/m/d)

Frankfurt am Main

FULL TIME & PART TIME

November 19, 2024

View Job Description

Pwc Germany

Praktikum / Werkstudent Legal (w/m/d)

Berlin

FULL TIME & PART TIME

November 19, 2024

View Job Description

Zentrale Deutschland

Servicemonteur (m/w/d)

FULL TIME

November 19, 2024

View Job Description

implantcast

Ingenieur:in / Meister:in / Techniker:in als Teamleiter:in Finish Medizintechnik

Buxtehude

November 19, 2024

View Job Description

Pava Partners Germany AG

Vice President/Director M&A (m/w/d)

Leipzig

FULL TIME

November 19, 2024

View Job Description

Grafana Labs

Principal Backend Engineer , Grafana O11y (Remote, Germany)

FULL TIME

August 18, 2024

View Job Description

Wavestone Germany AG

Bucharest

Buxtehude

November 19, 2024

View Job Description

Pava Partners Germany AG

Vice President/Director M&A (m/w/d)

Leipzig

FULL TIME

November 19, 2024

View Job Description

Löwenstein Medical SE & Co. KG

Leiter entwicklungsbegleitendes Qualitätsmanagement für Medizinprodukte (m/w/d)

Hamburg

November 19, 2024

View Job Description

Germany Job Openings

NXP Semiconductors

New Job Alerts

Pwc Germany

Pwc Germany

Zentrale Deutschland

implantcast

Pava Partners Germany AG

Löwenstein Medical SE & Co. KG

Looking for similar job?

FINN

Renesas Electronics

SAP

ghSMART

Grafana Labs

Wavestone Germany AG

See What’s New: NXP Semiconductors Job Opportunities

NXP Semiconductors

NXP Semiconductors

NXP Semiconductors

NXP Semiconductors

NXP Semiconductors

New Job Alerts

Pwc Germany

Pwc Germany

Zentrale Deutschland

implantcast

Pava Partners Germany AG

Löwenstein Medical SE & Co. KG

Pava Partners Germany AG

Pava Partners Germany AG