Marvell Foundry Technology team in Taiwan to bridge semiconductor wafer foundries process/technology to enable best-in-class chip design and wafer manufacturing management to ensure wafer delivery on-time with high yield.

• Yield v.s WAT correlation analysis to learn electrical parameter vs product performance correlation, window related know-how
• CMOS process characterization via PFA(Process Failure Analysis)
• Work with wafer foundries(focus on TSMC) for candidate to have chance to practice wafer manufacturing management with engineering issue discussion with wafer foundry fab engineering team.

• Candidate MUST be currently pursuing a MS/Ph D(preferred) degree in EE, Physics, Electro-Physics, Material Science, Chemical Engineering or related technical field(s).
• Deep understanding of semiconductor device physics, process technology, PDK.
• Understanding the Si CMOS manufacturing technology and Si manufacturing requirements of the product.

#LI-HP1