The CE AMS Vietnam team is part of the Central Engineering AMS group, which is responsible for developing AMS and foundation IPs for Marvell products. These AMS IPs serve as key building blocks that differentiate Marvell’s solutions across enterprise, cloud, and AI sectors. Our team focuses on high-speed interfaces and analog blocks, including SERDES and D2D, utilizing advanced technologies down to 2nm.

• Design and layout analog circuits, including silicon evaluation and characterization.
• Collaborate closely with layout designers to assist with floor planning, routing, and special analog requirements.
• Support circuit behavior analysis and mixed-mode simulations.

• Candidates must be in their senior year of a Bachelor of EE, CE, or related field.
• Strong background and understanding of analog transistor-level design.
• Knowledge of semiconductor device physics and fabrication processes.
• Familiarity with basic analog building blocks and their functions (e.g., op-amps, LDOs, PLLs).

#LI-HP1