China Job Openings
Synopsys
ASIC Digital Design, Sr Engineer
September 3, 2024
52093BR
CHINA - Shanghai, CHINA - Wuhan
Job Description and Requirements
Senior ASIC Design Engineer
You would be working as part of a highly experienced digital design team, targeting the next generation ARC processor IP. The ideal candidate is experienced in microprocessor development process and resolution of critical problems. The position offers an excellent opportunity to work with an experienced team of engineers involved in defining and implementing Functional Safety for all ARC Processor IPs.
Key Qualifications
Preferred Qualifications / Skills
You would be working as part of a highly experienced digital design team, targeting the next generation ARC processor IP. The ideal candidate is experienced in microprocessor development process and resolution of critical problems. The position offers an excellent opportunity to work with an experienced team of engineers involved in defining and implementing Functional Safety for all ARC Processor IPs.
Key Qualifications
- MSEE graduate plus minimum 1 year or BSEE graduate plus minimum 2 years of digital design experience in the industry
- Must have hands-on experience in RTL design(Verilog or System Verilog). Familiarity with Computer architecture concepts
- Must have experience with CDC/RDC/LINT tools
- Hands-on expertise with debugging failed scenarios using DVE/Verdi
- Scripting experience in one or more languages : Shell, Perl, Python
- Good organization and communication skills for interacting between different design groups
- Must be self-motivated, proactive, and able to balance good design quality while meeting tight deadlines
Preferred Qualifications / Skills
- Hands-on experience with multiple clock domain design
- Scripting experience in Shell, Perl, Python and TCL is a plus
- Familiarity with ISO 26262 standard is a huge plus
- RISC-V experience highly desirable
- Excellent debug and problem solving skills
- Experience with GIT or other revision control environments
Job Category
Engineering
Country
China
Job Subcategory
ASIC Digital Design
Hire Type
Employee
New Job Alerts
Vitesco Technologies Group AG
(Senior) System engineer (Body and Digikey)
November 19, 2024
View Job DescriptionLooking for similar job?
Anradus Pte Ltd
Lead Engineer (Precision Manufacturing/ Basic up to￥30K) #67118
FULL TIME
September 2, 2024
View Job DescriptionAnradus Pte Ltd
Sales Manager (Precision Manufacturing/Basic up to￥30K) #67117
FULL TIME
September 2, 2024
View Job DescriptionSee What’s New: Synopsys Job Opportunities
Synopsys
Sr Manager , Analog Mixed Signal Layout Design
Noida
September 6, 2024
View Job Description
Synopsys
Sr Staff Engineer , Mixed Signal Analog Design
Noida
September 6, 2024
View Job Description
New Job Alerts
Vitesco Technologies Group AG
(Senior) System engineer (Body and Digikey)
November 19, 2024
View Job Description